ware, and they will run independently. The two parts must work together at every step in the process; cooperation is vital.
Ernst: I prefer to call it computer-aided codesign because CAD support unifies hardware and software development. After all, the ultimate goal is to improve design productivity and product quality. So, we focus on coverification, cospecification, and some kind of hardware-software interface.
Partitioning is also a problem; it is deeply concerned with system development tools, productivity support, and higher quality systems. Designers of high-performance systems such as those in video applications spend a lot of time partitioning systems onto several processors and complex memory architectures, which eventually decides the product quality. Estimation is another problem, as is hardware and software optimization; hardware optimization and analysis is far more advanced than software optimization in many respects.
Yasuura: I define a wider, more general view of codesign that removes the boundaries between different design areas. Codesign is a system design methodology that includes many different kinds of components. It contains hardware, software, analog circuits, and mechanical parts. Even if we make progress in one area, we experience the same kind of problems in other areas.
Harr: In the 1970s we had hardware-software codesign tools that we used for designing bit-slice systems. We were designing microcoded instruction sets and very large instruction word processors, which are coming back in vogue. We designed firmware and had meta-assemblers, metacompilers, and metalinking loaders to debug embedded software. Today, there is a stronger focus on using standard processor instruction sets. We start with the premise that we should do everything in software and only include the necessary hardware.
D&T:
We seem to agree that codesign is a misnomer; it is much bigger than just partitioning hardware and software. Could you isolate one or two of the main issues in codesign?
Yasuura:
The most important problem is how to change our designs. We can use different technologies for hardware design and for software design; we can use many different kinds of tools. We need to decide where and how to partition.
Ernst:
Remember that we must also work on four other areas. One is cospecification, comodeling, and all the techniques that are close to CASE development. Second is the software synthesis part. We see that high-level language compilers support RISC processors very well. We also need to write compilers that can better handle DSPs and microcontrollers. This is important because otherwise codesign beyond coverification would be in trouble.
A third area is high-level synthesis, which was limited in the past to only a few areas of application. We have to develop new synthesis techniques to support codesign and increase productivity for a broader range of applications. We also have to think about design management, partitioning, and high-level estimation.
Nagasamy:
The single most important issue in codesign is the capture of the design engineer's specifications. We need a lot of work here, not only in defining languages but also in defining computational modules used to describe the systems we want to partition into hardware and software.
The next important thing is analysis tools that help us decide on the process technology and available processors. Somehow after we configure a combination of processor and hardware to meet system requirements, we have to ensure low cost to sell it on the market. While the designer pretty much decides which design parts are hardware or software, there still is a gray area that sometimes presents a problem.
D&T: What do you see as the next major bottleneck?
Nagasamy: After analysis, it is the link to implementation. Design is still at a high level, and we can't automatically implement it. This is where code generation and high-level synthesis come into play. A final step is system verification, which takes the most time to do and is also one of the major bottlenecks in designing systems today.
Agnew:
We face two challenges in codesign: management discipline and interfaces. Any decent-size project has specialists in software and specialists in hardware. Too often, the result is two communities with their own acronyms that talk to each other or within their communities but not across the boundaries. The solution is concurrent engineering. Another problem we need to concentrate on is the lack of interface standards to enable reuse. We must be able to mix and match standard hardware and software components.
Harr: A majority of the market today really means embedded, single-processor, or chip design when talking about codesign. That's a very different market, set of tools, and design needs than for high-performance systems where we've traditionally applied codesign.
D&T: How does DARPA's RASSP program fit in?
Harr: The Rapid Prototyping of Application-Specific Single Processors program tries to address the high-performance codesign problem. RASSP defines a very large tool set to address systems needing tens of giga-ops of performance. It includes requirement specification tools linked with reliability and cost-modeling tools, MATLAB, and other tools for algorithm development, performance modeling, architecture partitioning, automatic software code generation, and autosynthesis of VLIW architectures. RASSP also includes extensive prototyping of the design from requirements to final, manufacturing specified hardware and software. It really only makes sense for very large design projects with highperformance needs.
Paulin:
The main issue in codesign is the need for compilers for real-time embedded systems, which use a much broader variety of processors than standard computing systems. These processors represent probably 99% of the volume of shipped processors today. We must consider the diversity of architectures, the constraints of real-time embedded systems, and how long the user will wait for feedback. The emerging growth areas like multimedia, wireless, and video games don't use RISC processors; they use highly optimized application-specific processors.
Sullivan:
Coverification is an important issue because most people are just trying to understand how we can design systems that work together. Another key new issue is automatic generation of a system specification that represents the right computational model.
D&T:
We have so many possible problems here that we can start a new conference! Do we need more models and languages to specify concepts and implementation models? Sullivan: Yes, there is a need. Sometimes I think people today specify just by putting some block diagrams on a white board or maybe using Power Point. We are now just starting to see some specification capture tools that use both graphics and block diagrams. It's a wide-open area.
Paulin: I disagree, not with the need for tools but with the urgency and the priority. We have a lot of tools, system specification languages, and work in each area. However, the reality in the industry today is RTL plus assembly while EDA tools are three levels above. Let's exploit existing specifications before we jump to the next step.
Ernst:
The main reason for that gap is that there are no decent methods, algorithms, and techniques to come from the specification point down to the assembly language and RTL code. With the wide variety of possible target architectures, it's very difficult to have one common method.
D&T: Without general-purpose optimization techniques, how can designers ensure an accurate analysis?
Ernst: It's not easy to estimate what high-level synthesis can do with a system description, and the same thing is true for improved compilers. We need to support systematic design space analysis, which should mean playing around with memory architecture, transforming the algorithms, and using another algorithm for a specific task. This is only possible if designers have a quick turnaround time from an intermediate description to the final hardware-software description. Then they need some kind of synthesis, whether it's the code generator for specialized processors or the highlevel synthesis tools or a partitioning tool. Without them in place, codesign will not fly beyond coverification.
Yasuura:
We have a good conceptual model for establishing specification languages. So that is the issue for the academic field. Since designers are a key element in system design, a tool for writing a specification or program would help them in their thinking and for communication. Presently, designers use assembly, C, or VHDL languages, Nagasamy:
"The single most important issue in codesign is the capture of the design engineer's specifications."
. and it would be very hard to move designers to another specification language. If we develop a very good, real conceptual model for higher level specification, it would be successful. But a simple generalization will not work. Nagasamy: Analysis tools have estimation capabilities built into them. They don't have to produce accurate estimation, but they need to have some kind of fidelity so designers have confidence that the design decisions made at higher levels are still valid at the lower level. But to make this all happen, we really need specification languages to capture the design intent.
Agnew:
One of the problems is that we really have a moving target. SIA estimates that we're adding roughly 60% more transistors per chip per year these days. Complexity is soaring, and we need new approaches.
Another area of concern is distributed DSP, which brings a whole new set of problems about how to specify things. We really do need better specification capture, but it's sure not clear what we should do. Requirement capture tools have potential there. Though, some would say that what the capture tools do, with a bit more effort is what any good project manager does by instinct all along anyway.
D&T: How should we handle the complexity problem?
Agnew: We've got to come up with a way out of the trap; we need some fresh thinking. Modeling and CASE tools have always appealed, but they fail to satisfy. For every person gaining a great insight with a model-coming up with this great implementation, or avoiding a major error-another person says we've made the problem twice as hard. I'm sure there's some truth to that. Everybody hopes we'll come up with a supercondensed, superclear notation as we have in a number of mathematical disciplines.
D&T:
Ten years ago, nobody knew how to write specifically in any language. They used net lists and block diagrams. If we put the same effort into producing a specification language as we put into VHDL, 10 years from now everybody will be writing and communicating in specs.
Harr: We need to know what we're trying to specify and our resulting requirements; after all, one person's component is another person's system. This is all buttoned down in the design process.
One thing that's actually glossed over very heavily is that we're usually dealing with incomplete specs. A big problem coming from most design methodologies is that they assume specs are complete and accurate before design starts. A proper methodology would let us refine specifications, implement them, and compare them against higher system needs-all as part of a codesign process.
Ernst:
We want to describe a system easily and as close as possible to avoid mistakes. Yet if we implement the system from such a model, we can't manipulate what we don't see in the high-level description. An example is explicit communication between system parts. If included in the description, it leads to verbosity at very high levels, but makes communication visible. Therefore, it simplifies user control of communication synthesis. So there are conflicting goals.
Sullivan:
Actually, that's the point. Much of the effort on specification language in the 1960s and 1970s was driven by people trying to build logic into computing. A lot of work still had to be done to design large CPUs with their associated operating system software.
Yasuura:
We must design everything from specifications. For this reason, we need a new specification model. Academics should focus on this; it is very important.
D&T: Though some people believe specs are not important, we still need design information and documentation that proves completely what's going on in a design. Specifications make everything work in a more efficient way.
Agnew:
The level of specification is important. We need more abstraction; we don't need to specify everything down to the details. Yet we need enough detail that we can accurately estimate cost, performance, size, and development before we get into detailed development.
D&T: Do you see a need for more theory in codesign, or should we take a more practical approach? Yasuura: We have several formal theories established by Harr:
"... we're usually dealing with incomplete specifications."
. the computer scientists for general-purpose computers: the complete computational model for hardware and software, the semantics models for accurate information in hierarchy, and a basic theory of data types for verification. Since we are working on special-purpose systems now, we need different theories of specifications.
Ernst:
We need to understand the similarities and the differences between target architectures to have efficient code generation and high-level synthesis, communications, and, eventually, system design.
Another problem is dealing with incomplete specifications or with flexible systems like those built to different standards for use in different cars or cellular phones. Eventually, we need a theoretical framework that deals with these aspects if we want to increase designer productivity.
Paulin: It would probably be dangerous right now to focus on a formal codesign theory. We're entering a new era, and we need to focus first on solving the problems at hand. The reaction to incomplete specs is just a symptom of a fundamental issue in codesign. Theoretically, we have a complete hardware-software specification and then produce hardware and software to implement it. The reality is that we start with an incomplete specification of the function and an incomplete specification of the target architecture.
The whole codesign process is really one of refining both incrementally. We guess at the target architecture and quickly map our specifications onto it to reflect the timing, power, area, and constraints that result from that choice. The tool we need is the one that will help with efficient mapping and help make choices about the specs and underlying architecture. This is vertical codesign, as opposed to horizontal hardware-software codesign.
Harr: There is another area to consider: We need a theory for verification in the design process so we can analyze when and how we encounter errors, and improve on their early detection.
D&T:
Are you talking more about the method theory from which you develop application-specific methodologies?
Harr: Yes, we can analyze when and how we should capture errors and how to improve in our methodology to try and avoid creating errors in the first place. We have big problems, especially when we have underlying implementations using technologies that we don't have previous experience with. At these times, we don't understand what we need to verify.
We almost need a domain language for the design methodology in which a formal theory to certify verification processes can be developed. That would let us develop and refine design methodologies, and understand what we're putting into an implementation. That's really critical in reducing the integration time at the end of the design process, which many times consumes half or more of the total design time. Virtual prototyping helps us get the integration time down to a day or even hours because we find errors earlier in the design process. Having a formalism to describe the design methodology and its required fixes to reduce identified errors will really help put methodological improvement into the design process.
Nagasamy:
We need to understand the problems first before we jump into formal theory. But at the same time, we have a large amount of literature in compiler theory, and we can still apply a lot of that formalism to a different target architecture. It's a basis to start from, so we don't have to build something from scratch.
Sullivan: Formal theory is a very good area for universities to concentrate on, because codesign is still in its infancy.
Agnew:
The need typically isn't so much for heavy-duty theory as for simple concepts that work. We need more idiotproofing in the process so that we don't put together a hardware-software system, get something wrong, rush the product to market with patched fixes, and miss other simple opportunities for optimization.
Harr: A simple design methodology change of forcing 100% virtual prototyping before finalizing any part of an implementation would reduce the majority of the errors and help pinpoint missed opportunities for optimization. That's where the design methodology theory can help, because we can improve by learning from our mistakes, and then pull the checks for that knowledge earlier in the design process. . Certain problems should be amenable to solutions that don't require weeks or months of simulation or modeling effort. Yet we don't even have the ability to evaluate these alternatives today. I agree that virtual prototyping is difficult because it is so consuming today. But none of us would consider building a chip today without simulating, right?
Now we have expensive 3D packaging technologies that we can't get inside of to probe for errors. We're forced to do the simulation or prototyping up front, no matter the cost or time involved and without the luxury of choices. Due to tighter integration and more optimized systems, we're moving more toward a virtual prototyping approach in any type of system we're building.
The concept of virtual prototyping is wonderful, but it's a very expensive process if it's done in a rigorous, complete way. So we end up doing it only on the very technically challenging things.
Sullivan: I agree that there are a lot of simple problems that we could overcome and still get a great return. However, many times even though we calculate how much money we've saved using a tool, we still want that tool to be inexpensive. So, there's still a value equation. Rapid prototyping is exactly where the industry is right now, and it's been a major move forward.
D&T: How useful are synthesis tools for software-hardware exploration, partitioning, architecture, and technology selection?
Harr: Industry adopts good, powerful synthesis tools quickly. The problem for existing areas is that synthesis takes away part of the design steps in the user's current methodology. No two people, even in the same company, design with the same methodology steps. Yet synthesis tools imply that we have a common specification and exit point for a wide range of people who might adopt them.
In contrast, for example, simulation is so generic now that everybody can use it at any stage, whether for timing analysis, functional verification, or gate-circuit noise and power analysis. These are trade-offs in a simulation methodology that we can change without completely changing the tool. But new, higher level synthesis requires us to agree on the tools and entry/exit points of the methodology.
Paulin:
The industry is getting into hardware-software cosimulation. This problem is solved with engineering time, not fundamental R&D. The mapping of the specification to the architecture is a much more fundamental problem, but one of more value. The value added for the entire abstraction will easily overcome people's reluctance to sacrifice a little efficiency. That will attract leading users quickly.
Sullivan: If we were still designing 10,000-gate circuits, we would all be happy with what we have. The main reason for moving to these other levels is in answer to the complexity issue and the time constraints.
D&T: Are you saying that synthesis will be forced upon us because of complexity? Sullivan: Yes, that's basically how we got from 5,000-to 50,000-gate circuits. The other thing is that hardware synthesis will be accepted much earlier than software synthesis; it's already starting to happen in the marketplace. Industry uses simulation and emulation prototyping because that's what's available to work on.
Harr:
In the 1970s and 1980s, we actually had very vertical synthesis tools that dealt with large, complex designs. They . didn't take off because we were trying to take on such a large part of the design process that it became too difficult to specify the constraints in a way that guaranteed an optimum design outcome.
Then Synopsys introduced a logic optimization tool for mapping technology. It was a very, very small evolutionary jump into what was needed, had a very quick turnaround, and could easily be folded into the existing design methodology. Engineers could use the tool interactively as a valueadded part of the design process, as opposed to replacing a big chunk of the process. This meant they could control it more easily, and the tool's complexity grew over time as needed. More people either trusted it for the larger portions of the design space it could handle or got to a point where they just couldn't design any other way.
D&T: So, people will start trusting codesign synthesis tools?
Harr: The tools will get adopted once they offer quality optimization and designers can easily integrate them into the existing design process. Codesign synthesis will come about as we require-and it incorporates-extensive design reuse. As time-to-market forces cause a "new" design to incorporate only 10 to 20% new functionality over a previous design, synthesis tools will become beneficial. Nagasamy: It's not that people won't trust codesign synthesis tools. It's just that these tools are in the experimental stage, and designers don't have much experience using them in the mainstream. However, the increasing need to get from higher levels of abstraction to lower levels of implementation in a short time will be the driving force in making synthesis happen.
D&T:
What do you see as the next step in the productivity process for ASICs?
Agnew: It seems to be programmable DSP and microprocessor cores. In the past we could never get above NAND and NOR gates when we used them. Everyone created their own new macro blocks like adders any time they wanted one. It wasn't much more effort to do something optimal than it was to use a prebuilt block. But suddenly DSP cores and multiprocessor cores are very flexible. You can get a big jump on productivity with them.
Paulin: I would argue about the productivity gain, or at least how far we still need to go. For example, today's disk drive controller includes an embedded DSP. So I asked a leading disk drive supplier what its investment in writing DSP code was in person-years. The reply was that it's not person-yearsit's becoming person-centuries. This supplier had 80 personyears invested in assembly code. So, we still need another big productivity jump even though we're integrating DSP cores.
Agnew:
Much of the possible gain may come from big blocks of reusable software based on standardized interfaces.
Harr:
The majority of the end-user applications and real customizations are being developed by MBAs, medical people, and other people "out in the field." They use Visual Basic and similar quick-build mechanisms. These tools and the noncomputer science users have made possible a tremendous growth in capability, in code reuse, and in the amount of complexity in a total system. These phenomenal gains come from building upon previously designed modules. We need the equivalent of this rapid-build methodology for complex hardware-software systems.
D&T: Is there a future for high-level components and environments, software-hardware reuse, and interface tools? For example, none of my students ever uses another student's core.
Harr: Even if we had the standards to define reuse of encapsulated modules, we don't have the tools to catalog, distribute, and search for modules so we can more easily find and adopt them.
Yasuura:
A very important issue for application-based optimization is the compiler. In Japan, each of the 10 big companies has more than 30 or 40 different CPUs. For each CPU they have a compiler, an operating system, and a hardware core.
We also need a synthesis methodology for applicationspecific operating systems. Hardware technology develops very fast now, but software people don't think about this kind of situation. We have to change, and we can because we are working with the design automation of hardware. We will . codesign for all aspects of digital design today. Our systems depend more and more on software, so the codesign problem is even more exacerbated as we go on.
In single-chip systems we need to trade off adding hardware to improve performance over full-software solutions. In high-performance systems we need to accurately prototype and verify performance early on. Optimum, embedded memory sizing is also a common problem. In the near future, we need to include mixed-signal and other technology solutions in the hardware-software codesign process.
We have to reorganize the application-specific operating systems, compilers, processors, architectures, and many other concepts to produce the computer science of codesign. It is a great challenge. But, we must remember that codesign is in its infancy, and if we succeed in this field, we can apply the technology to other kinds of codesign fields. Nagasamy: System silicon providers are realizing that many systems that we used to build in hardware are increasingly going toward a market where the software is the important part of the system. Emerging applications such as wireless and multimedia drive this move. Their market windows are small, and product differentiations are large. We can't possibly support many of these different products with different hardware solutions and without a lot of software solutions to provide the necessary programmability. This need will drive hardware-software codesign.
Sullivan:
Codesign is being driven on the larger scale by the convergence of the computer, communication, and consumer electronics industries. This has really caused the computer element to be the critical part of all those products. It's put the low-cost, high-volume, short-market window product at the forefront. Codesign will initially happen from the bottom and middle parts up in the sense that it will be a cosimulation, coverification area that the marketplace will use first.
Paulin: Today's market is concentrated on what I call horizontal codesign. This is the coverification of two different things at the same level, the partition of hardware and software. But the real challenge is vertical codesign. This is the stepwise refinement of an incomplete specification of a function and mapping that function onto an incomplete specification of an underlying target architecture. This is a very different problem.
The hardware-software codesign problem is an overly simplified two-way partition. It's also a lopsided partition with most of the excitement on the software side. We're not talking about one core anymore, but three, four, and five cores, and 80% of the delivered function is in the software. So when we say hardware-software codesign, we're really talking about a 20/80 partition of effort.
Agnew: I expect we'll solve today's problems in hardwaresoftware codesign. We are really talking about a multidisciplinary engineering environment, and what we need is the best in practice in concurrent engineering. We have complexity problems in both hardware and software.
D&T:
Would you care to speculate on what's in store for us in codesign?
Agnew: It's really exciting to speculate on the future. The increasing integration of hardware and software should give us tremendous new opportunities for innovation in architecture, system building blocks, and integration. Our two biggest worries in systems are time to market and delivery cost. Software largely determines time to market, while hardware affects cost. One of these drives most design aids. We need to respond to the fact that software takes 60 to 80% of all the effort in design, more people, and longer completion times.
One day all hardware might become a specialty area in which the hardware designers develop specialized building blocks for systems, and the product knowledge, the functionality, and the end a customer sees is mainly in software. There's going to be tremendous innovation in system architectures as functions migrate across the hardware-software boundaries. Architectural innovation may be the most exciting and challenging side of the hardware-software development process in the future.
D&T: Given all this, we must next decide how to educate system design students so they can work in this field for the next 10 years. But that's a topic for another time. I thank each of you for coming and sharing with us your thoughts on codesign. .
